Mangesh, Sangeeta and Chopra, P. K. and Saini, K. K. and Saini, Amit (2019) Exploring Low Power Design Through Performance Analysis of FinFET for Fin Shape Variations. Advances in Intelligent Systems and Computing, 757. pp. 513-524. ISSN 2194-5357

PDF - Published Version Restricted to Registered users only Download (1005Kb) | Request a copy

Abstract

With concern of global warming, low power design is an important research domain for scientist and engineers. Focusing upon the energy saving trend, this paper compares the performance analysis of all possible fin shapes in a 16 nm Bulk FinFET device from low power design perspective. Performance metrics include transconductance, transconductance generation factor (TGF), on/off current ratio, Subthreshold swing (SS), Drain Induced Barrier Lowering (DIBL) and power consumption. Low power system design feasibility with the optimized round fin shape resulting from the comparative analysis is justified by implementing N and P FinFET devices with perfectly matched VI characteristics. Prospective usage to meet recent developments in system design and control engineering with power optimization and scalability success in round FinFET device is also reviewed through this work.

Item Type:	Article
Additional Information:	Copyright for this article belongs to M/s Springer Verlag.
Subjects:	Construction & Building Technology Automation & Control Systems
Divisions:	UNSPECIFIED
Depositing User:	Mr. Yogesh Joshi
Date Deposited:	12 Mar 2020 07:24
Last Modified:	12 Mar 2020 07:24
URI:	http://npl.csircentral.net/id/eprint/4195

Actions (login required)

View Item